References

Semiconductor Physics, Quantum Electronics and Optoelectronics, 7 (1) P. 112-117 (2004).

References

1. William D. Brown and Joe E. Brewer, Nonvolatile semiconductor memory technology, a comprehensive guide to under-standing and using NVSM devices // IEEE Press, pp. 1-149.

2. P. Canet, R. Bouchakour and J.M. Mirabel, EEPROM programming study ñ time and degradation aspects // IEEE Letter, 2001, pp. 846-849.

3. Robert Versari, Augusto Pieracci and Bruno Ricco, Fast programming/erasing of thin-oxide EEPROMs // IEEE Transactions on Electron Devices, vol. 48, No. 4, April 2001, pp. 817-820. https://doi.org/10.1109/16.915734

4. Dennis Walker, Jr. Brad Skotko and Steven Bibyk,Charactericzation of two standard CMOS EEPROM designs // IEEE letter, 2001, pp. 894-896.

5. A. Bhattacharyya, Modelling of write/erase and charge retention characteristics of floating gate EEPROM devices // Solid State Electrons, vol. 27, No.10 pp 899-906, 1984. https://doi.org/10.1016/0038-1101(84)90009-1

6. A. Kolodny, S.T.K. Neih and B. Eithan, Analysis and modeling of floating gate EEPROM cell // IEEE Trans. Electron Device, vol. ED33No. 6, pp. 835-844, June 1986. https://doi.org/10.1109/T-ED.1986.22576

7. G. Yaron, S.J. Prasad, M.S. Ebel and B.M.K. Leong, A 16k EEPROM employing new array architecture and design-in reliability features // IEEE J. Solid State Circuits, vol.SC-17, No. 5, pp. 833-840, 1982. https://doi.org/10.1109/JSSC.1982.1051827