References

Semiconductor Physics, Quantum Electronics and Optoelectronics, 11 (2) P. 196-202 (2008).
DOI: https://doi.org/10.15407/spqeo11.02.196

References

1. International technology roadmap for semiconductors. 2004 edition. Available from http://public.itrs.net/.

2. J. Saint-Martin, A. Bournel, P. Dollfus, Comparison of multiple-gate MOSFET architectures using Monte Carlo simulation // SolidState Electronics 50, p. 94-101 (2006). https://doi.org/10.1016/j.sse.2005.10.043

3. K. Kim and J.G. Fossum, Double-gate CMOS: Symmetrical-versus asymmetrical-gate devices // IEEE Trans. Electron Devices 48, p. 294-299 (2001). https://doi.org/10.1109/16.902730

4. B. Agrawal, Comparative scaling opportunities of MOSFET structures for gigascale integration (GSI). Ph.D. Dissertation, Rensselaer Polytech. Inst., Troy, NY (1994).

5. Y. Tosaka, K. Suzuki, T. Sugii, Scaling-parameterdependent model for subthreshold swing S in double-gate SOI MOSFETs // IEEE Electron Device Lett. 15, p. 466-468 (1994). https://doi.org/10.1109/55.334669

6. C. Qiang, B. Agrawal, D. Meindl, A comprehensive analytical subthreshold swing (S) model for double-gate MOSFETs // IEEE Trans. Electron Devices 49(6), p. 1086-1090 (2002). https://doi.org/10.1109/TED.2002.1003757

7. C.F. Gerald, Applied Numerical Analysis. Addisson-Wesley Publishing Co., Inc, 1978.

8. F. Djeffal, M. Chahdi, A. Benhaya, M.L. Hafiane, An approach based on neural computation to simulate the nanoscale CMOS circuits: Application to the simulation of CMOS inverter // Solid State Electronics 51(1), p. 26-34 (2007). https://doi.org/10.1016/j.sse.2006.12.004

9. F. Djeffal, S. Guessasma, A. Benhaya, M. Chahdi, An analytical approach based on neural computation to estimate the lifetime of deep submicron MOSFETs // Semicond. Sci. Technol. 20(2), p. 158-164 (2005). https://doi.org/10.1088/0268-1242/20/2/010

10. C.H. Wann, R. Tu, Y. Bin et al., A comparative study of advanced MOSFET structures // Symp. on VLSI Technology Digest of Technical Papers, p. 32-33 (June 1996).

11. K.W. Guarini (21 collaborators) // Triple-selfaligned double-gate MOSFETs devices and circuits // IEDM, p. 425-428 (June 2001).