PACS 85.30.-z, 07.05.Mh, 68.65.-k, 85.35.-p

A neural computation to study the scaling capability of the undoped DG MOSFET

F. Djeffal^{1,*}, S. Guessasma², A. Benhaya¹, T. Bendib¹

¹LEA, University of Batna, Algeria ²LERMPS-UTBM, Site de Sevenans, Belfort – France *Corresponding author: phone: +213 73796503; fax: +213 33805494 E-mail: djeffaldzdz@yahoo.fr

Abstract. The DG MOSFET is one of the most promising candidates for further CMOS scaling beyond the year of 2010. It will be scaled down to various degrees upon a wide range of system/circuit requirements (such as high-performance, low standby power and low operating power). The key electrical parameter of the DG MOSFET is the subthreshold swing (S). In this paper, we present the applicability of the artificial neural network for the study of the scaling capability of the undoped DG MOSFET. The latter is based on the development of a semi-analytical model of the subthreshold swing (S) using the Finite Elements Method (FEM). Our results are discussed in order to draw some useful information about the ULSI technology.

Keywords: artificial neural network, DG MOSFET, subthreshold swing, scaling capability.

Manuscript received 09.11.07; accepted for publication 15.05.08; published online 30.07.08.

1. Introduction

Over the past three decades, the primary driver of the exponential improvements in integrated circuit performance has been the scaling of transistor dimensions. The inherent benefits of MOSFET scaling are the speed improvement and energy reduction associated with a binary-logic transition. As the MOSFET is scaled below the 100 nm technology node the advantages of MOSFET scaling are diminished by the short channel effects [1]. The double-gate (DG) MOSFET shown in Fig. 1a has been identified in the International Technology Roadmap for Semiconductors (ITRS) as the most promising device structure. It enables further CMOS scaling beyond the 65 nm technology node (with 25 nm physical gate length). Moreover, it is known for its higher drive current, improved subthreshold slope, improved short channel effect control and potential circuit design flexibility [1-3]. The key electrical parameter that indicates the impact of short-channel effects on a MOSFET is the subthreshold swing (S). This is defined as the required change in the gate voltage that results in an order-of-magnitude change in the subthreshold drain current. The previous (S) model by B. Agrawal [4] was developed assuming the subthreshold current flows at the Si/SiO2 surfaces as in bulk devices. However, Y. Tosaka et al. [5] proposed the S model based on simulations that the punch through

current dominantly flows at the SOI centre, but no explanations were provided. On the other hand, the modeling of transistor DG MOSFET is currently made in an analytical way [6]. This modeling requires several simplifying assumptions, generally necessary to lead to analytical expressions in order to study the various characteristics of the transistor. The 2D semi-analytical study, which constitutes the essence of our work, does not use any simplifying assumption. In our case, one solves the two-dimensional (2D) Poisson-Boltzmann nonlinear equation in the channel by using the finite element method and develops a semi-analytical model for (S) based on polynomial interpolation. Assuming a concept of effective conducting path [6], the model explains the dependence of S according to the doping of the channel and the effect of the various parameters.

In this paper, we present the applicability of neural networks for the study of the scaling capability of the undoped DG MOSFET. The database used for the optimization of the neural network is built as based on a semi-analytical model of the subthreshold swing (S) developed using the Finite Elements Method (FEM).

2. Modelling techniques

2.1. Finite elements formulation

The silicon film is assumed to be fully depleted (FD) for the values of N_A and t_{Si} of interest Fig. 1b. Under this FD



Fig. 1. (a) DG MOSFET structure. (b) DG MOSFET with a coordinate system.

condition, the short channel (S) model of the DG MOSFET under various modes of operation (symmetric and asymmetric) is to be developed being based on the 2D analysis of the electrostatics in the channel by solving the nonlinear Poisson-Boltzmann equation of the following form:

$$\Delta \Psi = \frac{q}{\varepsilon_{\rm Si}} (N_A + n) , \qquad (1a)$$

where the electrostatic potential Ψ is referenced to the Fermi level. The free electron concentration *n* follows the classic Boltzmann distribution as

$$n = n_i e^{\beta(\Psi - \phi_F)}, \tag{1b}$$

where ϕ_F is the difference between the Fermi level and the electron quasi-Fermi level to account for the non-equilibrium condition.

The boundary conditions for Ψ are found by satisfying the continuity of both the potential and the normal component of the electric displacement at the Si / SiO₂ interfaces; and continuity of the potential at the source/drain sides:

$$\varepsilon_{\rm ox} \frac{V_{B,\rm eff} - \Psi(x,0)}{t_{\rm ox}} = \varepsilon_{\rm Si} \frac{\partial \Psi(x,y)}{\partial y} \Big|_{y=0} , \qquad (2)$$

$$\varepsilon_{\rm ox} \frac{V_{F,\rm eff} - \Psi(x, t_{\rm Si})}{t_{\rm ox}} = \varepsilon_{\rm Si} \frac{\partial \Psi(x, y)}{\partial y} \Big|_{y = t_{\rm Si}}$$
(3)

$$\Psi(0, y) = V_{bi,i}, \qquad (4)$$

$$\Psi(L, y) = V_{bi,i} + V_{DS}, \qquad (5)$$

where $V_{bi,i}$ is the junction voltage between the source/drain and intrinsic silicon, $V_{bi,i} = (kT/q) \ln(N_{D/S}/n_i)$, $N_{D/S}$ is the source/drain doping concentration, and V_{DS} is the drain-to-source voltage. The effective voltages at the front and bottom gates, $V_{F,\text{eff}}$ and $V_{B,\text{eff}}$, are introduced to simplify notations and are defined as follows:

$$V_{F,\text{eff}} = V_{GS,F} - (\Phi_{MF} - \Phi_i),$$

$$V_{B,\text{eff}} = V_{GS,B} - (\Phi_{MB} - \Phi_i),$$
(6)

where Φ_i is the work function of intrinsic silicon. When $V_{F,\text{eff}} = V_{B,\text{eff}}$, the electric field in the vertical (y) direction is symmetric $y = t_{\text{Si}}/2$, which yields a symmetric DG MOSFET.

In the asymmetric DG mode of operation, two gate oxide thicknesses are different $(t_{\text{ox},F} \neq t_{\text{ox},B})$, they change in phase (difference between the gate oxide thicknesses remains constant). As in the case of the symmetric mode, the boundary conditions for Ψ are obtained as follows:

$$\varepsilon_{\text{ox}} \frac{V_{B,\text{eff}} - \Psi(x,0)}{t_{\text{ox},B}} = \varepsilon_{\text{Si}} \frac{\partial \Psi(x,y)}{\partial y} \Big|_{y=0} , \qquad (7)$$

$$\varepsilon_{\rm ox} \frac{V_{F,\rm eff} - \Psi(x, t_{\rm Si})}{t_{\rm ox, F}} = \varepsilon_{\rm Si} \frac{\partial \Psi(x, y)}{\partial y} \Big|_{y = t_{\rm Si}} , \qquad (8)$$

$$\Psi(0, y) = V_{bi,i}, \qquad (9)$$

$$\Psi(L, y) = V_{bi,i} + V_{DS}.$$
⁽¹⁰⁾

Thus, this is a two-dimensional nonlinear problem of the second order defined inside the channel by the equation (1a) and the boundary conditions at the Si/SiO_2 interfaces (Cauchy condition) and the continuity of the potential at the source/drain sides (Dirichlet condition).

The integral for Finite Elements formalism is:

$$R(\Psi) = -\iint \left[\frac{\partial w}{\partial x} \frac{\partial \Psi}{\partial x} + \frac{\partial w}{\partial y} \frac{\partial \Psi}{\partial y} - w \cdot \frac{q(N_A + n)}{\varepsilon_{\rm Si}} \right] dA = 0.$$
(11)

This leads to the matrix system:

$$[R(\Psi)] = [K] \cdot [\Psi] - [F(\Psi)] = 0, \qquad (12a)$$

where *w* represents the weight function, $R[\Psi]$ is the residual vector, [K] is the stiffness matrix, $[\Psi]$ is the vector of the unknown potentials and [F] represents the vector of the field sources, the elementary terms are calculated by:

$$K_{ij} = \iint_{\Omega} \nabla w_i \nabla w_j \, dx \, dy \,, \tag{12b}$$

$$F_i = \int w_i \left(\frac{q(N_A + n)}{\varepsilon_{\rm Si}}\right) dx \, dy \,, \tag{12c}$$

$$R_{i} = \sum_{k=1}^{r} K_{ik} \Psi_{k} - F_{i} \quad .$$
 (12d)

The nonlinear system (12a) is solved by the Newton-Raphson method [7] assuming the Jacobian matrix [J] terms as:

$$J_{ij} = \frac{\partial R_i}{\partial \Psi_j} = K_{ij} + \sum_{k=1}^r \frac{\partial K_{ik}}{\partial \Psi_j} \Psi_k - \frac{\partial F_i}{\partial \Psi_j}.$$
 (13)

Expression (13) can be written as:

$$[J] = [K] + [\Delta F]. \tag{14}$$

The elementary terms are calculated by:

$$\Delta F_{ij} = \frac{\partial F_i}{\partial \Psi_j}.$$
(15)

The mesh element used in our case is triangular with three nodes.

2.2. Semi-analytical (S) model

Subthreshold swing, defined as the change of the gate voltage needed for an order-of-magnitude change in the subthreshold drain current, is expressed as:

$$S = \frac{\partial V_{GS}}{\partial \log I_D}.$$
 (16)

Assuming is made that the drain current (I_D) is proportional to the total amount of free carriers at the virtual cathode, where the channel potential reaches its minimum $\Psi_{\min}(y)$ [6]. This latter allows finding the virtual cathode position (x_{\min}) along the channel length and its effect on the total amount of free carriers at the virtual cathode in function of electrical and physical parameters (doping, drain-source and gate-source voltages,...) of DG MOSFET as it is illustrated in Fig. 2, where the cathode position value x_{\min} can be found

numerically through
$$\frac{\partial \Psi(x, y)}{\partial x}\Big|_{x_{\min}} = 0$$
.

Expression (16) can be transformed [6] to:

$$S = \frac{KT}{q} \ln 10 \left[\frac{\int_{0}^{t_{\text{Si}}} \exp(\beta \Psi_{\min}) \left(\frac{\partial \Psi_{\min}}{\partial V_{GS}} \right) dy}{\int_{0}^{t_{\text{si}}} \exp(\beta \Psi_{\min}) dy} \right]^{-1}.$$
 (17)





Fig. 3. Variation of the minimum channel potential $\Psi_{\min}(y)$ for various gate voltages (V_{GS}): symmetric (a) and asymmetric (b) DG MOSFETs.

Therefore, the key to development of an (S) model is to find out the minimum channel potential $\Psi_{\min}(y)$ and its dependence on the gate voltage. The calculation of the channel potential by the finite elements method enables us to determine the variation of the minimum potential $\Psi_{\min}(y)$, where the minimum channel potential $\Psi_{\min}(y)$ can be found through $\Psi_{\min}(y) = \Psi(x_{\min}, y)$.

Fig. 3 represents the variations of the minimum channel potential $\Psi_{\min}(y)$ for various gate voltages (V_{GS}) under various modes of operation (symmetric and asymmetric). The variation of the minimum potential $\Psi_{\min}(y)$ according to the gate voltage (V_{GS}) and channel doping concentration (N_A) can be given by:

$$\Psi_{\min}(y, V_{GS}, N_A) = a(V_{GS}, N_A)y^2 + b(V_{GS}, N_A)y + c(V_{GS}, N_A),$$
(18)

where $a(V_{GS}, N_A)$, $b(V_{GS}, N_A)$, and $c(V_{GS}, N_A)$ are parameters given according to the gate voltage (V_{GS}) and channel doping concentration (N_A). The latter functions can be represented by polynomial approximations:

$$a(V_{GS}, N_A) = \sum_{i=0}^{1} a_i V_{GS}^i$$
, (19a)

$$b(V_{GS}, N_A) = \sum_{i=0}^{1} b_i V_{GS}^i$$
, (19b)

$$c(V_{GS}, N_A) = \sum_{i=0}^{1} c_i V_{GS}^i$$
 (19c)

Fig. 2. Virtual cathode position vs the channel length for different drain-source and gate-source potentials (from $V_{GS} = 0$ to $V_{GS} = 0.4$ V).

© 2008, V. Lashkaryov Institute of Semiconductor Physics, National Academy of Sciences of Ukraine

I dole It i dideb							
N_A	$5 \cdot 10^{14}$	10^{15}	10^{16}	10^{17}	$5 \cdot 10^{17}$	10^{18}	$5 \cdot 10^{18}$
$a_i(V_{GS})$	$a_1 = 56.43 \cdot 10^{-5}$	$a_1 = 61.14 \cdot 10^{-5}$	$a_1 = 0.0006$	$a_1 = 0.0018$	$a_1 = 0.0004$	$a_1 = 0.0005$	$a_1 = 0.0007$
	$a_0 = 5.54 \cdot 10^{-5}$	$a_0 = 14.81 \cdot 10^{-5}$	$a_0 = -0.0014$	$a_0 = -0.0192$	$a_0 = -0.0817$	$a_0 = -0.1635$	$a_0 = -0.7386$
$b_i (V_{GS})$	$b_1 = -0.0113$	$b_1 = -0.0122$	$b_1 = -0.0118$	$b_1 = -0.0366$	$b_1 = -0.0084$	$b_1 = -0.0094$	$b_1 = -0.0132$
	$b_0 = 0.0011$	$b_0 = 0.0030$	$b_0 = 0.0289$	$b_0 = 0.3850$	$b_0 = 1.6344$	$b_0 = 3.2702$	$b_0 = 14.7729$
$c_i \left(V_{GS} \right)$	$c_1 = 0.1390$	$c_1 = 0.1390$	$c_1 = 0.1390$	$c_1 = 0.2018$	$c_1 = 0.1340$	$c_1 = 0.1390$	$c_1 = 0.2000$
	$c_0 = 0.7346$	$c_0 = 0.9230$	$c_0 = 4.3131$	$c_0 = 38.0109$	$c_0 = 188.9474$	$c_0 = 377.3569$	$c_0 = 1884.5$

Table 1. Values of the coefficients of the minimum electrostatic potential function Ψ_{min} for symmetric DG MOSFET.

Table 2. Values of the coefficients of the minimum electrostatic potential function Ψ_{min} for asymmetric DG MOSFET.

N_A	$5 \cdot 10^{14}$	10 ¹⁵	10^{16}	10^{17}	$5 \cdot 10^{17}$	10^{18}	$5 \cdot 10^{18}$
$a_i(V_{GS})$	$a_1 = 18.53 \cdot 10^{-5}$	$a_1 = 21.83 \cdot 10^{-5}$	$a_1 = 71.69 \cdot 10^{-5}$	$a_1 = 0.0005$	$a_1 = 0.0006$	$a_1 = 0.0005$	$a_1 = -0.0010$
	$a_0 = -3.74 \cdot 10^{-5}$	$a_0 = -4.4 \cdot 10^{-5}$	$a_0 = -6 \cdot 10^{-4}$	$a_0 = -0.0058$	$a_0 = -0.0288$	$a_0 = -0.0576$	$a_0 = -0.2867$
$b_i(V_{GS})$	$b_1 = -0.0035$	$b_1 = -0.0042$	$b_1 = -0.0134$	$b_1 = -0.009$	$b_1 = -0.0114$	$b_1 = -0.0091$	$b_1 = -0.0288$
	$b_0 = 0.0007$	$b_0 = 0.0008$	$b_0 = 0.0068$	$b_0 = 0.0625$	$b_0 = 0.3071$	$b_0 = 0.6133$	$b_0 = 3.0416$
$c_i (V_{GS})$	$c_1 = 0.1313$	$c_1 = 0.1349$	$c_1 = 0.1613$	$c_1 = 0.1485$	$c_1 = 0.1549$	$c_1 = 0.1485$	$c_1 = 0.0000$
	$c_0 = 0.7361$	$c_0 = 0.9259$	$c_0 = 4.3986$	$c_0 = 39.1643$	$c_0 = 193.6484$	$c_0 = 386.759$	$c_0 = 1931.6$

The parameters a_i , b_i , and c_i are coefficients given for each mode of operation (symmetric and asymmetric). These parameters are summarized in Tables 1 and 2.

Plugging (18) into (17) yields to a semi-analytical (S) model. To further simplify this model, two cases need to be studied: 1) symmetric DG mode, 2) asymmetric DG mode.

2.3. Neural estimator

The model based on artificial neural network [8] assumes that input and output patterns of the given problem are related by a set of neurons organized in hidden layers. Each neuron called processing unit forward the input values to the output pattern using simple mathematical rules. Neuron input is related to other neuron outputs using the following equation (Einstein notation)

$$I_{kl} = W_{ijkl}O_{ij} \quad , \tag{20}$$

where I_{kl} is the input of neuron *l* from layer *k*, O_{ij} is the output of neuron *j* from layer *i*, w_{ijkl} is the weight relating the neuron *j* and neuron *l*. This weight parameter represents the strength of the connection between the neurons.

The input of each neuron is related to its output according to [9]

$$O_{ij} = \frac{1}{1 + e^{\left(-I_{ij}\right)}} \,. \tag{21}$$

This expression states that the neuron transform non-linearly the sum of the other neuron outputs. The sigmoid function used in this transformation is called a transfer function.

In this study, input parameters are t_{ox1} , t_{ox2} , t_{Si} , Land Sym. Each of these parameters is indexed with one neuron. Sym parameter is a classification variable (Sym = 1 for symmetric case and Sym = 0 for the asymmetric case). The output variable is the subthreshold swing (S). Neurons in the network structure are connected with variables called weights. These are to be optimized in order that the network response identifies the correlations between input and output variables. This is performed by an optimization process using the training and test processes.

2.4. Neural computation

Neural computation is performed by the training and test processes in which 91 samples submitted to a network structure are used to discover the correlations between input and output parameters. In the training process, the weights are corrected according to the gradient decent algorithm [8].

At the output pattern, the error expression for a given iteration level t' is

$$E_o^{t'} = \frac{1}{2} \left(y_r - y^{t'} \right)^2, \tag{22}$$

where y_r and y are the real and predicted responses, respectively. This last expression is called the system energy.

The weight update in the output layer is a function of the system energy

$$\nabla E_{mnop}^{t'} = \frac{\partial E_o^t}{\partial w_{mnop}^{t'}} \,. \tag{23}$$

Substituting expression (20) and (22) into (23) gives

$$\nabla E_{mnop}^{t'} = \left(y_r - y^{t'} \right) f' \left(I_{op}^{t'} \right) O_{mn}^{t'}, \qquad (24)$$

where f' is the 1st derivative of the transfer function.

A similar expression holds for the hidden layers. For instance, the gradient energy in the case of the second hidden layer is

$$\nabla E_{klmn}^{t'} = \left(y_r - y^{t'} \right) f' \left(I_{op}^{t'} \right) w_{klmn}^{t'} f' \left(I_{mn}^{t'} \right) O_{kl}^{t'}.$$
(25)

The weight update is assumed to depend on the magnitude and direction of the energy gradient. In the case of the output layer, the weight change is



Fig. 4. (a) Residual error for ANN training for different structures. (X_Y) : X – neuron number in the 1st hidden layer, Y – neuron number in the 2nd one. (b) Detailed structure of the optimised neural network.

$$\Delta w_{mnop}^{t'} = \frac{\nabla E_{mnop}^{t'}}{\nabla E_{mnop}^{t'-1} - \nabla E_{mnop}^{t'}} \Delta w_{mnop}^{t'-1} .$$
⁽²⁶⁾

This expression enhances the calculation by varying the sign and the magnitude of the weight.

The error at the output layer is back-propagated in the network structure based on the former calculation of the weight expressions.

Fig. 4a shows the evolution of the residual error of network training for different network structures. It is noticed that the highest errors are recorded for small structures. The best compromise was identified for the structure 4_2 (4 neurons in the first hidden layer and 2 neurons in the second hidden layer). Fig. 4b details the optimized structure.

3. Results and discussion

3.1. Symmetric DG MOSFET

In the symmetric DG mode of operation, two *effective* gate voltages are always equal to each other and change simultaneously ($V_{F,eff} = V_{B,eff}$). Such a mode can be realized either by:

 having two gates made of single material and electrically tying them together [10];

- having different gate materials but keeping a constant bias between two gates that compensates the work function difference of the gates [11].

The semi-analytical model of the subthreshold swing (S) that was developed for a DG MOSFET is compared with the analytical models of Chen Qiang et al. [6] and B. Agrawal [4] (Fig. 5), revealing an unusual N_A -dependence of S, which is opposite to that in bulk devices. Increasing N_A does not compromise, but improves S in DG MOSFET's within the full depletion range. This dependence can be explained by the location of the effective conducting path (subthreshold current lines) [6]. For high N_A values, the dopant induced field is significant (for $N_A = 2 \cdot 10^{18} \text{ cm}^{-3}$ and $t_{Si} = 20 \text{ nm}$) such that the surface potential $\Psi_{\min}(y=0 \text{ and } y=t_{Si})$ is much greater than the center potential $\Psi(y = t_{Si}/2)$ and the overall conduction is highly confined to surfaces. One key physical effect neglected in the analysis of this work is the quantum effects of both field confinement and spatial confinement. In heavily doped channel, field confinement in the inversion layer caused by strong electric field shifts electron peaks away from surfaces $(Si/SiO_2 \text{ interfaces})$ [6], which constitutes one more reason for inaccuracy of our S model for the heavily doped channel (Fig. 5). So, our S model is not suitable for heavily doped devices. With decreasing N_A values, a weakened dopant induced field leads to a flatter shape of potential profile such that the effective conducting path (subthreshold current lines) retreats from surfaces into depth, causing weakened gate control and a larger S. Finally, at low N_A values (for $N_A = 10^{16} \text{ cm}^{-3}$), the potential profile $\Psi(y)$ is virtually determined by the Laplace equation alone. Consequently, the effective conducting path no longer drifts with N_A , resulting in a constant (S) value.



Fig. 5. Doping concentration (N_A) dependence of *S* $(L = 30 \text{ nm}, t_{ox} = 1.5 \text{ nm}, t_{Si} = 20 \text{ nm}).$



Fig. 6. Verification of undoped semi-analytical model ($N_A = 10^{16}$ cm⁻³, $t_{ox} = 1.5$ nm and $V_{DS} = 0.1$ V). The inset compares undoped semi-analytical model with Qiang Chen model for three different values of the silicon thickness ($t_{Si} = 10$ nm, 20 nm, 30 nm and $V_{DS} = 0.1$ V).

For very short channel (L < 80nm), the results of (S) show an exponential evolution with a minimal value of (S) equal to 61 mV/dec (Fig. 6). This increase in (S) can be caused by the appearance of the tunnel current (source/drain) which weakens the control of the channel. In Fig. 6, our semi-analytical model is compared to that of Chen Qiang et al. [6]. This comparison show a good agreement for channels (L > 80 nm) but in the other case (L < 80 nm), the results of (S) show a shift compared to that of Chen Qiang et al. [6] model. This shift can be explained by the strong contribution of the free electron concentration in the subthreshold swing modeling. On the other hand, the subthreshold swing developed in previous works did not show a very good agreement with our neural simulations. This is because the location of the effective conduction path is not accurately modeled for the reason that the free carriers neglected in these models.

3.2. Asymmetric DG MOSFET

As expected from the concept of the location of the effective conducting path (subthreshold current lines), asymmetric undoped DG MOSFET shows an improved subthreshold swing (S) in comparison with the symmetric undoped device since the effective conducting path in the asymmetric device tends to be close to one of the Si/SiO₂ surfaces (Fig. 7).

3.3. Scaling capability of DG MOSFET

Scaling capability of the symmetric undoped DG MOSFET is further illustrated in Fig. 8a, where the minimum channel length versus t_{Si} is projected for S = 100 mV/dec and 70 mV/dec (t_{ox} is assumed to be 0.8 nm). Clearly, 10 nm undoped DG MOSFETs are likely to find their first applications in conditions where S = 100 mV/dec is tolerable. The good agreement between Chen Qiang *et al.* [6] results and ours shows that scaling capability of DG MOSFET can be studied using the neural network approach.



Fig.7. Comparison of the symmetric DG MOSFET S model with the asymmetric one $(N_A = 10^{16} \text{ cm}^{-3}, t_{\text{ox},F} = 1.5 \text{ nm}, t_{\text{ox},B} = 2 \text{ nm} \text{ and } V_{DS} = 0.1 \text{ V})$

Fig. 8b shows the estimated evolution of the scaling capability of the asymmetric undoped DG MOSFET versus different gate oxide thicknesses. This evolution shows the effect of the bottom gate oxide thickness ($t_{ox,B}$) on the law of scaling capability of the asymmetric undoped DG MOSFET, asymmetric undoped DG MOSFET shows an improved scaling capability in comparison with the symmetric undoped device. Clearly, 10 nm asymmetric undoped DG MOSFETs are likely to be used for the condition where S = 70 mV/dec is tolerable.



Fig. 8. Minimum channel length as a function of the silicon thickness for symmetric ($t_{ox} = 0.8$ nm) (a) and asymmetric (b) DG MOSFETs.

4. Conclusions

In this work, we showed the applicability of the neural net approach to the scaling capability of the undoped DG MOSFET problem. This study was based on the study of the effect of the channel length, silicon film thickness and gate oxide thickness on subthreshold swing. A semianalytical model of the subthreshold swing was built as based on the resolution of the 2D Poisson-Boltzmann nonlinear equation in the channel. The finite element method and polynomial interpolation were considered to solve the problem. The use of this semi-analytical model enabled us to build the required database in order to optimize our Artificial Neural Network (ANN) structure. We are currently extending this model to include the quantum effects ($t_{Si} < 5$ nm and L < 10 nm). Finally, it is noteworthy that ANN technique has the advantage of being more robust, and independent of a pre-conceived physical model. Hence, ANN could be considered by many people as a "black box" in which physics is overlooked, but the final analysis of the model itself could provide reliable information on the system and further understanding of the physics involved.

References

- 1. International technology roadmap for semiconductors. 2004 edition. Available from *http://public.itrs.net/*.
- J. Saint-Martin, A. Bournel, P. Dollfus, Comparison of multiple-gate MOSFET architectures using Monte Carlo simulation // Solid-State Electronics 50, p. 94-101 (2006).
- K. Kim and J.G. Fossum, Double-gate CMOS: Symmetrical-versus asymmetrical-gate devices // *IEEE Trans. Electron Devices* 48, p. 294-299 (2001).
- 4. B. Agrawal, Comparative scaling opportunities of MOSFET structures for gigascale integration (GSI). Ph.D. Dissertation, Rensselaer Polytech. Inst., Troy, NY (1994).
- Y. Tosaka, K. Suzuki, T. Sugii, Scaling-parameterdependent model for subthreshold swing S in double-gate SOI MOSFETs // IEEE Electron Device Lett. 15, p. 466-468 (1994).
- C. Qiang, B. Agrawal, D. Meindl, A comprehensive analytical subthreshold swing (S) model for double-gate MOSFETs // *IEEE Trans. Electron Devices* 49(6), p. 1086-1090 (2002).
- 7. C.F. Gerald, *Applied Numerical Analysis*. Addisson-Wesley Publishing Co., Inc, 1978.
- F. Djeffal, M. Chahdi, A. Benhaya, M.L. Hafiane, An approach based on neural computation to simulate the nanoscale CMOS circuits: Application

to the simulation of CMOS inverter // Solid State Electronics **51**(1), p. 26-34 (2007).

- F. Djeffal, S. Guessasma, A. Benhaya, M. Chahdi, An analytical approach based on neural computation to estimate the lifetime of deep submicron MOSFETs // Semicond. Sci. Technol. 20(2), p. 158-164 (2005).
- C.H. Wann, R. Tu, Y. Bin *et al.*, A comparative study of advanced MOSFET structures // Symp. on VLSI Technology Digest of Technical Papers, p. 32-33 (June 1996).
- 11. K.W. Guarini (21 collaborators) // Triple-selfaligned double-gate MOSFETs devices and circuits // *IEDM*, p. 425-428 (June 2001).

List of symbols

Semi-analytical model

- *K* Boltzmann constant
- *n* free electron concentration
- n_i intrinsic electron density, 1.45·10¹⁰ cm⁻³ at 300 K
- *q* electron charge
- $t_{\rm ox}$ gate oxide thickness
- *t*Si silicon film thickness
- I_D drain current
- *L* channel length
- *N_A* channel doping concentration (of acceptors)
- $N_{D/S}$ source/drain doping concentration (n^+ type)
- *S* subthreshold swing
- *T* absolute temperature
- $V_{bi,i}$ junction built-in voltage between the source/drain and intrinsic silicon
- $V_{B,\text{eff}}$ effective bottom (back) gate voltage
- V_{DS} drain-to-source voltage
- $V_{F,\text{eff}}$ effective front gate voltage
- V_{GS} gate-to-source voltage
- $V_{GS,B}$ bottom (back) gate voltage
- $V_{GS,F}$ front gate voltage
- Ψ electrostatic potential referenced to Fermi level
- Ψ_{min} minimum electrostatic potential
- Φ_i work function of intrinsic silicon, 4.71 eV at 300 K
- Φ_{MF} work function of front gate material

 Φ_{MB} work function of bottom (back) gate material

 $\beta = q/KT$ inverse of thermal potential

Artificial Neural Network

- I_{kl} input of neuron *l* from layer *k*
- O_{ij} output of neuron *j* from layer *i*
- w_{ijkl} weight relating the neuron *j* and neuron *l*. *t'* iteration level
- $E_o^{t'}$ system energy
 - 1st derivative of the transfer function.

f'