Impact of sidewall spacer on gate leakage behavior of nano-scale MOSFETs

Ashwani K. Rana¹, Narottam Chand², Vinod Kapoor¹
¹Department of Electronics and Communication, National Institute of Technology, Hamirpur
Hamirpur (H.P.)-177005, India
E-mail: ashwani_paper@yahoo.com; kapoor@nitham.ac.in
²Department of Computer Science and Engineering, National Institute of Technology, Hamirpur
Hamirpur(H.P.)-177005, India
E-mail: nar@nitham.ac.in

Abstract. Semiconductor devices with a low gate leakage current are preferred for low power application. As the devices are scaled down, sidewall spacer for CMOS transistor in nano-domain becomes increasingly critical and plays an important role in device performance evaluation. In this work, gate tunneling currents have been modeled for a nano-scale MOSFET having different high-k dielectric spacer such as SiO₂, Si₃N₄, Al₂O₃, HfO₂. The proposed model is compared and contrasted with Santaurus simulation results and reported experimental result to verify the accuracy of the model. The agreement found was good, thus validating the developed analytical model. It is observed in the results that gate leakage current decreases with the increase of dielectric constant of the device spacer. Further, it is also reported that the spacer materials impact the threshold voltage, on current, off current, drain induced barrier lowering and sub-threshold slope of the device.

Keywords: MOSFET, spacer, leakage current.

Manuscript received 30.09.10; accepted for publication 16.03.11; published online 30.06.11.

1. Introduction

To improve the performances of electronic devices, the size of their active components is scaled down according to the International Technology Roadmap for Semiconductors (ITRS) [1]. As we approach the nano-regime, a whole new set of problems regarding the device performance arises [2]. The control of leakage power is one of the most important issues for scaling MOSFET towards nano-regime [3]. For nano-scale MOSFET, gate leakage current is considered as a dominant leakage component as compared to sub-threshold leakage [4], as gate oxide thickness approaches its manufacturing and physically limiting value of less than 2 nm [2]. Hence, accurate estimation of the gate leakage current is essential to appreciate the total off-state power dissipation.

Numerous models have been developed numerically [5-7] in the past for calculating the tunneling current, but this approach is not always practical and is time consuming. Schuegraf et al. [8, 9] have derived a simple analytical formula to represent direct tunneling through a trapezoidal barrier. However, this model suffers from various limitations such as (i) gate current does not approach to zero as gate voltage goes to zero and does not fit experimental data at sub-1-V gate bias range, (ii) the assumption of constant effective mass for all energies is not accurate, (iii) non-consideration of quantum effects. Lee and Hu [10, 11] proposed a semi-empirical model by introducing the correction function to Schuegraf’s analytical model to take care of above-mentioned secondary effect. However, this model has not considered the edge direct tunneling current (EDT). In [12], direct tunneling current expressions have been developed both for channel gate tunneling current and EDT including polydepletion effect and quantization effect with four adjustable parameters. This model does not include: (i) the non-uniform dopant profile in polygate in vertical direction resulted due to low energy ion implantation, (ii) additional depletion layer at the gate edges due to gate length scaling down, and (iii) gate oxide barrier...
lowering due to image charges across the Si/SiO₂ interface. These nano-scale effects (NSE) are inevitable for nano-scale devices operating into deep sub-50-nm regime. Therefore, it is mandatory to include these NSE effects in nano-scale MOSFET to achieve an accurate estimation of the gate tunneling current.

In this work, an effective model has been developed for analyzing the gate tunneling current of nano-scale NMOSFET by considering the NSE effect that are difficult to ignore at nano-scale regime. This work mainly focuses on the impact of device spacer on gate leakage current and other device parameters.

The rest of the paper is organized as follows. In Section 2, modeling of the gate tunneling current is developed. The device structure and design used for simulation of set up is presented in Section 3. The results obtained are discussed in Section 4. Finally, concluding remarks are offered in Section 5.

2. Theoretical model

In ultra short-channel MOSFETs, in addition to gate to channel direct tunneling current, the source/drain extensions (overlap regions) direct tunneling current known as edge direct tunneling current (EDT) has been identified as the principal source of off-state power dissipation in VLSI chips because source/drain extensions (overlap regions) under poly-silicon gate represent a significant fraction of the device, as they do not scale at the same rate as the gate length. Therefore, the evaluation of EDT is critical for state of the art MOSFETs.

Modeling of the direct tunneling current analytically has been largely based on the WKB approximation [8]. The discrepancies that were present in the original WKB approximation [8] have been rectified in [10, 11] by introducing few adjusting parameters but they neglected the nano-scale effects. In our work, we adopt this model to evaluate the direct tunneling current from channel and overlap region in the nano-scale regime by taking the nano-scale effect into account. In this scheme, the value of fitting parameter α_{ch,ov} for channel and overlap region has been used as 0.6 and 0.45, respectively, with oxide spacer to match the overall best fit with Santaurus simulation and also with the experimental results reported in [12]. The T_{ov} refers to the physical oxide thickness and effective mass of the carrier in the oxide has been used as 0.40 m_o through this work. The total gate leakage current is given by

\[ I_g = I_{gc} + I_{gso} + I_{gdo}, \]

where \( I_{gc} \) is the gate-to-channel tunneling current, \( I_{gso} \) is the gate-to-source overlap region gate tunneling current, and \( I_{gdo} \) is the gate-to-drain overlap region tunneling current. Since drain to source \( V_{sd} \) is taken to be zero for simplification, so \( I_g \) can be modified as below

\[ I_g = I_{gc} + I_{ov}, \quad I_{ov} = 2I_{gso}. \]

The channel current \( I_{gc} \) and EDT current \( I_{ov} \) per micrometer can be written as:

\[ I_{gc} = J_{ch} \times L_{eff}, \quad I_{ov} = J_{ov} \times L_{ov}, \quad L_{eff} = L_g - 2L_{ov}, \]

where \( L_g \) is the total gate length, \( L_{ov} \) is the overlap gate length, and \( L_{eff} \) is the effective gate length. The channel current density \( J_{ch} \) and overlap current density \( J_{ov} \) are modeled as follows:

\[ J_{(ch,ov)} = A C_F (ch,ov) T_{WKB} (ch,ov), \]

where \( A = \frac{q^3}{8 \pi \varepsilon_{ox} \Phi_{b-eff} v_{ox}} \), \( C_F (ch,ov) \) is the correction term incorporated in [10, 11] and \( T_{(ch,ov)} \) is the modified WKB transmission probability and are modified for channel and overlap region. \( \varepsilon_{ox} \) is the permittivity of the gate oxide and \( \Phi_{b-eff} \) is the effective barrier height, calculated as below,

\[ \Delta \Phi = \frac{qE_g}{4 \pi \varepsilon_{ox} \Phi_{b-eff}}, \quad C_F (ch,ov) \]

\[ \Delta \Phi is the reduction in the barrier height at the high-k/Si interface from \( \Phi_{b} \), so that the barrier height becomes \( \Phi_{b-eff} \). This reduction in barrier height is due to image charges across the interface. This barrier reduction is of great interest, since it modulates the gate tunneling current.

\[ q_{(ch,ov)} = \exp \left[ \frac{20}{\Phi_{b-eff}} \left( 1 - \frac{V_{ch(ch,ov)}}{\Phi_{b-eff}} \right)^{\frac{3}{2}} \right] \]

\[ T_{WKB} (ch,ov) = \exp \left[ \left( \frac{3 \Phi_{b-eff}}{3 \Phi_{b-eff}} \right) \right] \]

\[ N_{DTC} (ch) = \exp \left[ \frac{\frac{e_{ox}}{n_{acc}} v_{t} \ln \left( 1 + \exp \left( \frac{V_{g} - V_{FB}}{n_{acc} v_{t}} \right) \right)}{\frac{e_{ox}}{\Phi_{b-eff}} v_{t} \ln \left( 1 + \exp \left( \frac{V_{g} - V_{th}}{n_{acc} v_{t}} \right) \right)} \right] \]

\[ N_{DTC} (ov) = \exp \left[ \frac{\frac{e_{ox}}{n_{acc}} v_{t} \ln \left( 1 + \exp \left( \frac{V_{g} - V_{th}}{n_{acc} v_{t}} \right) \right)}{\frac{e_{ox}}{\Phi_{b-eff}} v_{t} \ln \left( 1 + \exp \left( \frac{V_{g} - V_{th}}{n_{acc} v_{t}} \right) \right)} \right] \]

© 2011, V. Lashkaryov Institute of Semiconductor Physics, National Academy of Sciences of Ukraine
Where \( \alpha_{(ch,ov)} \) is the fitting parameter depending upon channel or source/drain overlap tunneling, \( n_{inv} \) and \( n_{acc} \) are the swing parameters, \( V_{FB} \) represents the flat band voltage, \( N_{DTC(ch,ov)} \) denotes the density of carrier in channel/overlap region depending upon MOSFET biasing condition, and \( V_{ge} \) is the effective gate voltage excluding polygate non-uniformity and gate length effect and is equal to \( V_g - V_{poly} \), where \( V_{poly} \) is the voltage drop due to polycapacitation in the polygate.

The default values of \( n_{inv} \) and \( n_{acc} \) are \( S/v_t \) (\( S \) is the sub-threshold swing and \( v_t \) is the thermal voltage) and 1, respectively. The correction factor \( C_{P(ch,mv)} \) and transmission probability \( T_{WKB(ch,ov)} \) are different for channel and source/drain overlap region, because both channel and overlap components have different values of \( V_{ox(ch,ov)} \) and \( N_{DTC(ch,ov)} \). It is because of the fact that overlap region has almost zero flat band voltage, as both SDE region and overlying polygate Si are heavily doped \( n^+ \) regions. \( N_{DTC(ch,ov)} \) has been given differently for both region as in (12) and (13). The gate oxide voltage \( V_{ox} \) for the channel and SDE overlap are calculated as follows.

**Case (i):** when \( V_g > 0 \).

In this biasing condition for MOSFET device, there is a depletion layer in the polygate thereby causing an additional potential drop across the gate. The SDE region enters into accumulation and substrate region enters into the weak inversion below \( V_{th} \) and strong inversion beyond \( V_{th} \). Therefore, both the channel and EDT component are present and are comparable.

**Case (ii):** when \( V_{FB} < V_g < 0 \).

Here, gate tunneling current is dominated by the EDT where electric field is such that electron are directed from the accumulated polycapacitation into the overlap region. On the other hand, substrate is in depletion/weak inversion and constitutes a negligible tunneling current. This region of biasing is primarily responsible for off-state power dissipation. Thus, EDT plays an important role in the evaluation of off-state power dissipation.

**Case (iii):** when \( V_g < V_{FB} \).

In this region of operation, substrate goes into accumulation. As a result, both current components become comparable. The voltage across the gate oxide for different region of operation is as follows:

\[
V_{ox} = \begin{cases} 
    V_g - \phi_s - V_{FB} & \text{for } V_g < 0 \\
    V_g - \phi_s - V_{FB} & \text{for } V_g > 0
\end{cases}
\]

(6)

Where \( \phi \) is the surface band bending of the substrate and are calculated for channel and overlap region depending upon the biasing condition of the MOSFET device including the poly-non-uniformity, gate length effects and image force barrier lowering.

The gate effective voltage in the gate is derived as follows:

\[
\Delta V_{ge} = (V_{FB} + \phi_{so} - \Delta V_{p1} - \Delta V_{p2}) + \frac{g_{e_{ul}} N_{poly} T_{ox}^2}{e_{ox}^2} \left[ 1 - \frac{2 e_{ox}^2 (V_g - V_{FB} - \phi_{so})}{g_{e_{ul}} N_{poly} T_{ox}^2} - 1 \right] .
\]

(7)

This equation includes the non-uniformity in the gate dopant profile through the term \( \Delta V_{p1} \) and fringing field effect, i.e. gate length effect through a term \( \Delta V_{p2} \). \( \phi_{so} \) is surface band bending of the substrate by taking the quantization effect into account. The potential drop \( \Delta V_{p1} \) due to non-uniform dopant profile in poly-Si gate, caused by low energy implantation, is calculated as below

\[
\Delta V_{p1} = \frac{kT}{q} \ln \left( \frac{N_{poly--top}}{N_{poly--bottom}} \right) \quad (8)
\]

\[
N_{poly--top} \quad \text{and} \quad N_{poly--bottom} \quad \text{are the doping concentration at the top and bottom of the poly-silicon gate. The potential drop} \Delta V_{p2} \quad \text{due to the gate length effect, caused by very short gate lengths, is given below:}
\]

\[
\Delta V_{p2} = \frac{\Delta Q}{C_d} = \frac{2 q N_{dub} \sqrt{V}}{L_g} \ln \left( \frac{C_d}{50 \text{ cm}} \right),
\]

(9)

\[
C_d = \delta \frac{e_{spacer}}{\sqrt{\pi}} \ln \left( \frac{3 - \cos \left( \frac{\pi}{2} \frac{T_D - T_F}{T_F} \right)}{1 + \cos \left( \frac{\pi}{2} \frac{T_D - T_F}{T_F} \right)} \right),
\]

(10)

where \( A \) denotes the triangular area of the additional charge, \( L_g \) is the gate length, \( C_d \) is the depletion capacitance in the sidewalls [13], \( e_0 \) is the permittivity of the device spacer, \( T_F \) is the thickness of the device spacer, \( \delta \) is the thickness of the gate insulator, and \( \delta \) is the fitting parameter normally equal to 0.95.

3. Simulation set up

Fig. 1 shows the device structure used for simulation in Santaurus simulator. The deep S/D region is composed of a heavily doped silicon and a silicide contact. Doping the silicon S/D region is assumed to be very high, \( 1 \times 10^{20} \text{ cm}^{-3} \), which is close to the solid solubility limit and introduces negligible silicon resistance. The dimension of the silicon S/D region is taken as 50 nm long and 20 nm high. This gives a large contact area resulting in a small contact resistance.

The heavily doped silicon called deep S/D region extends into the silicon film at both ends and constitutes the extended S/D for the device (labelled by “S1” and “D1” in Fig.1). The doping concentration of the acceptors in the silicon channel region is assumed to be graded due to diffusion of dopant ions from heavily doped S/D region with a peak value of \( 1 \times 10^{18} \text{ cm}^{-3} \) and
1×10^{17} \text{ cm}^{-3} \text{ near} \text{ the channel}. The doping concentration in the poly-silicon gate is 1×10^{20} \text{ cm}^{-3} \text{ at the top and} \text{ 1×10^{20} cm}^{-3} \text{ at the bottom of poly-silicon gate, i.e.} \text{ interface of oxide and silicon}. \text{ The halo implantation made} \text{ around} \text{ S/D also reduces} \text{ short-channel} \text{ effects, such as the punch-through current, drain induced barrier lowering (DIBL), and threshold voltage roll-off for different non-overlap lengths.}

The MOSFET has a 50-nm-thick $n^+$ poly-Si gate with the metallurgical gate length of 25 nm and a 1-nm gate oxide. The MOSFET with $L_{\text{met}}$ of 25 nm was designed to have a $V_T$ of 0.23 V with SiO$_2$ as spacer. We determined $V_T$ by using a linear extrapolation of the linear portion of the $I_{DS} - V_{GS}$ curve at low drain voltages. The operating voltage for the devices is 1 V. The simulation study has been conducted in two dimensions, hence all the results are in the units of per unit channel width.

The simulation of the device is performed by using Santaurus design suite [14, 15] with drift-diffusion, density gradient quantum correction and advanced physical model being turned on.

4. Results and discussion

In this section, computation of gate tunneling currents for a $n$-channel nano-scale MOSFET having different sidewall spacer such as SiO$_2$ ($k = 3.9$), Si$_3$N$_4$ ($k = 7.5$), Al$_2$O$_3$ ($k = 9.0$) and HfO$_2$ ($k = 22$) have been carried out. This model is computationally efficient and easy-to-realize. This model calculates the gate tunneling current by using $\alpha_{\text{dow}}$ as fitting parameters. Thus, this model is applicable to many alternate high-$k$ nano-MOSFET simply by adjusting the fitting parameter. Variation of the total gate tunneling current with a gate bias for a given values of gate insulator thickness has been presented for possible alternative sidewall spacer such as SiO$_2$, Si$_3$N$_4$, Al$_2$O$_3$ and HfO$_2$. The impact of sidewall spacer on the device threshold voltage, off current, on current, DIBL and sub-threshold slope (SS) is also reported in results.

The comparison between the simulated data and the model value for the gate tunneling current is presented in Fig. 2 for the value $L_{\text{met}} = 25$ nm, $L_{\text{ov}} = 10$ nm, $T_{\text{ov}} = 1.0$ nm. The model value while considering the nano-scale effect shows good agreement with the simulated value over the entire positive gate bias range, certifying the high accuracy of the proposed analytical modelling. Model also shows good agreement with simulated data for various sidewall spacers but with different values of the fitting parameter as listed in Table 1.

It is also shown that the model value without any nano-scale effect does not show good agreement with the simulated value, emphasizing the need to include nano-scale effect.

Similarly, the model is also verified in Fig. 3 with experimental data published in [12] for value $L_g = 0.17$ µm, $L_{\text{ov}} = 10$ nm, $T_{\text{ov}} = 1.85$ nm and $W_g = 10$ µm. The substrate doping and poly-silicon gate doping have been taken to be 4.1×10^{20}\text{ cm}^{-3}$ and 5×10^{20} \text{ cm}^{-3}$, respectively. The model value also shows good agreement with the experimental data over the entire gate bias range, certifying the high accuracy of the proposed analytical modelling.

Fig. 4 shows the variation of the gate tunneling current and off current of the NMOS device with S/D overlap length for optimization of the latter at a given gate bias of 0.6 V and gate oxide thickness of 1.0 nm. It is observed that off current for a device under consideration is slightly less at S/D overlap length of 5 nm. Therefore, S/D overlap length of 5.0 nm is considered in further results.

Table 1. Fitting parameter for calculation of the gate tunneling current through different sidewall spacers.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>SiO$_2$</th>
<th>Si$_3$N$_4$</th>
<th>Al$_2$O$_3$</th>
<th>HfO$_2$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\alpha_{\text{dow}}$</td>
<td>0.6</td>
<td>0.62</td>
<td>0.71</td>
<td>0.78</td>
</tr>
<tr>
<td>$\alpha_{\text{ov}}$</td>
<td>0.45</td>
<td>0.49</td>
<td>0.53</td>
<td>0.55</td>
</tr>
</tbody>
</table>

Fig. 1. NMOSFET device structure used in simulation.

Fig. 2. Comparison of model with simulated data for gate oxide thickness of $T_{\text{ov}} = 1.0$ nm with oxide spacer, metallurgical gate length of $L_{\text{met}} = 25$ nm and S/D overlap length of $L_{\text{ov}} = 10$ nm in nano-scale regime.
Fig. 3. Comparison of the model with experimental data for $N_{\text{sub}} = 4.1 \times 10^{17} \text{ cm}^{-3}$ and $N_{\text{poly}} = 5 \times 10^{19} \text{ cm}^{-3}$ with oxide spacer.

Fig. 4. Gate tunneling current and off current vs S/D overlap length for $T_{\text{ox}} = 1.0 \text{ nm}$, $L_{\text{met}} = 25 \text{ nm}$.

Fig. 5. Gate tunneling current vs gate bias for different sidewall spacer in nano-scale regime at $L_{\text{met}} = 25 \text{ nm}$ and $L_{\text{ov}} = 5.0 \text{ nm}$.

Fig. 5 shows variation of the gate tunneling current with the gate bias for various sidewall spacers at gate oxide thickness of 1.0 nm. It is observed that gate leakage current improves with the introduction of sidewall spacer of increasing dielectric constant $K$. The application of high-k spacer enhances the fringing electric field thereby reducing the effective gate voltage. This reduction lowers the transverse electric field responsible for carrier tunneling through gate oxide. Consequently, the gate leakage current reduces as dielectric constant of the sidewall spacer increases.

In Fig. 6, variation of the device threshold voltage with sidewall spacer is presented. As the dielectric constant of the sidewall spacer increases, the fringing field increases. These field lines finally induce an electric field from the source-to-channel thereby reducing the source-to-channel barrier height. Since the threshold voltage of the device is controlled by the injection of electrons over this potential barrier, it decreases with increasing dielectric constant of the sidewall spacer. Thus, sidewall spacers with a larger dielectric permittivity reduce the threshold voltage owing to the enhanced value of fringing electric field.

Fig. 6. Device threshold voltage vs sidewall spacer with $L_{\text{met}} = 25 \text{ nm}$ and $L_{\text{ov}} = 5.0 \text{ nm}$.

Fig. 7. Drain induced barrier lowering (DIBL) and sub-threshold slope (SS) vs sidewall spacer with $L_{\text{met}} = 25 \text{ nm}$ and $L_{\text{ov}} = 5.0 \text{ nm}$.

Fig. 7 shows that DIBL increases with increase in dielectric constant of the sidewall spacer. It is due to the fact that the increased effect of fringing field on channel by the application of high-k sidewall spacer weakens the gate control over the channel region of a MOSFET. Due to this decrease in gate control, the drain electrode is tightly coupled to the channel, and the lateral electric...
field from the drain reaches a larger distance into the channel. Consequently, this electrically closer proximity of drain to source gives rise to higher drain-induced barrier lowering in MOS transistors. It is also shown in Fig. 7 that sub-threshold characteristics degrade due to decrease in the threshold voltage.

As shown in Fig. 8, on current ($I_{on}$) and off current ($I_{off}$) degrade slightly due to a decrease in the threshold voltage as well as due to the degraded sub-threshold characteristics.

5. Conclusion

The impact of sidewall spacer on gate leakage current and other device parameters is studied using the gate tunnel model and extensive device simulations. A high-k sidewall spacer lowers the gate leakage current while increases the sub-threshold slope with drain induced barrier lowering. Sidewall spacers with a larger dielectric permittivity reduce the threshold voltage owing to the enhanced value of fringing electric field. It is found that the use of high-k sidewall spacers also degrades the on and off current marginally.

References

15. ISE TCAD: Synopsys Santarus Device simulator.