Semiconductor physics

# Effect of different parameters on the carrier mobility in NWTFET

R. Marki<sup>1\*</sup>, M. Zaabat<sup>2</sup>

 <sup>1</sup>Faculté des Sciences et de la Technologie, Département des sciences de la matière, Université Mohamed Chérif Messaadia de Souk-Ahras, Algeria
 <sup>2</sup>Institut de physique, Université de Oum El Bouaghi, Algeria
 \*Corresponding author e-mail: m\_rebiha@hotmail.fr

Abstract. In this paper, we have studied the effect of different parameters on carrier mobility in NWFET devices. Their characteristics have been investigated using the non-equilibrium Green function (NEGF) method. Our work involves the carrier mobility  $\mu$  as a function of  $V_{DS}$  taken from 0.1 V to 1 V for various gate lengths, namely: 10, 20, 30, 40, and 50 nm. Then, the variation of  $\mu$  as a function of width of the nanowire varied from 2 up to 6 nm. After that, we have simulated  $\mu$  as a function of the oxide thickness for the values: 2, 4 and 6 nm. Moreover, the mobility has been considered as dependent on the composition of high-*k* materials, namely: SiO<sub>2</sub>, HfO<sub>2</sub>, ZrO<sub>2</sub>. Our results clearly show that device characteristics can be improved by selecting geometrical and physical parameters.

Keywords: nanotransistor, NWFET, mobility, NEGF.

https://doi.org/10.15407/spqeo23.02.141 PACS 62.23.Hj, 77.84.Bw, 85.30. Tv

Manuscript received 14.11.19; revised version received 25.03.20; accepted for publication 10.06.20; published online 12.06.20.

# 1. Introduction

Within the next five to ten years, the semiconductor industry will face the greatest challenge in its history. The conventional planar bulk MOSFETs will reach their physical and technical limits and continuation of Moore's law will depend on novel and original device structures. We approach two challenges with the development of next generation nanotransistors such as the ability of modeling reasonable extended structures on an atomistic basis and prognostic simulation that are faster and cheaper. Modelling and simulation of semiconductor devices provides an important method of analysis; easily verified, communicated and understood [1-5]. Before any fabrication can be carried out, there is a need to simulate so as to improve understanding, save costs and time. More importantly, it can also predict unknown future behaviors of devices and define ways of reaching such lofty ideals. The theme of semiconductor technology is to scale down the size of transistor and to increase integration of transistor in a single chip. Advanced semiconductor devices have been scaled down to nanometer level and the device sizes are continually

shrunk as predicted. Semiconductor nanomaterials have been an important research topic, due to properties distinct from those of bulk materials [6–8].

# 2. NWFET structure

A nanowire field-effect transistor (NWFET) is an electronic device that can act as a normal transistor (Fig. 1). As such, it has a channel which consists of a nanowire through which electrons can flow from the source to the drain contacts. A coaxial gate electrode, separated from the channel by an oxide layer, controls the current value. The geometry of NWFET can be seen in the following picture.

The NWFETs using a semiconducting nanowire generally have a metal-semiconductor-metal (MSM) structure. The metal-semiconductor (MS) contacts can be classified as Schottky and ohmic contacts. Most NWFETs are composed of two Schottky contacts connected back to back in series with a semiconducting nanowire operating as an intrinsic NWFET. The intrinsic NWFET model will include the current conduction of bulk charges through the center neutral region and of



Fig. 1. Nanowire field effect transistor (NWFET) considered in this study.

accumulation charges through the surface accumulation region. Thus, it will include all current conduction mechanisms of NWFET operating at various bias conditions.

## 3. Drain-source current

To simulate the device proposed, a self-consistent solution of the Poisson and Schrödinger equations have been performed within the non-equilibrium Green function (NEGF) formalism with a mode space approach presented in [9, 10]. The NEGF method is an ideal approach for nanoscale device simulations where the device is characterized by an active region connected to two reservoirs. When one applies an external bias between the source and drain, the current drives the system into the non-equilibrium state, the NEGF approach is used to calculate the density matrix from which all other quantities of interest, such as current, can be obtained [11]. The Poisson equation gives the electrostatic potential needed for calculating the Hamiltonian of the carbon nanotubes (CNT). By solving the Schrödinger equation with the NEGF method, the density of states and the charge on the surface of CNT is obtained. The new electrostatic potential is obtained through the use of the calculated charge and solving the Poisson equation. We note that the ballistic transport is assumed here. It is convenient to solve Poisson's equations in cylindrical coordinates. Since the potential and charge are invariant around the nanotube, the Poisson equation can be written as [12, 13]:

$$\nabla \cdot \varepsilon \nabla \Psi(r) = -q \left( p - n + N_d^+ + N_a^- \right), \tag{1}$$

where  $\Psi$  is the potential of vacuum level,  $\varepsilon$  is the material permittivity, q – electric charge, n – electron density, p – hole density,  $N_d^+$  – concentration of donor ions, and  $N_a^-$  – concentration of acceptor ions.

Schrödinger's equation is given by the expression:

$$H\Psi(x, y, z) = E\Psi(x, y, z), \qquad (2)$$

$$H = -\frac{\hbar^2}{2m_x^*(x, y)} \frac{\partial^2}{\partial x^2} - \frac{\hbar^2}{2m_y^*(y, z)} \frac{\partial^2}{\partial y^2} - \frac{\hbar^2}{2m_z^*(x, z)} \frac{\partial^2}{\partial z^2} + U(x, y, z),$$
(3)

where *H* is the device Hamiltonian,  $m_y^*$  and  $m_z^*$  are the electron effective masses. The electron and hole concentrations (*n* and *p*, respectively) are computed by solving the Schrödinger equation with open boundary conditions by means of the NEGF formalism.

$$\nabla \cdot \boldsymbol{J}_n = \boldsymbol{q} \cdot \boldsymbol{R}_n + \boldsymbol{q} \cdot \frac{\partial \boldsymbol{n}}{\partial t}, \qquad (4)$$

$$\nabla \cdot \boldsymbol{J}_{p} = -\boldsymbol{q} \cdot \boldsymbol{R}_{p} + \boldsymbol{q} \cdot \frac{\partial \boldsymbol{p}}{\partial t}, \qquad (5)$$

$$J_n = q \cdot \mu_n \left( -n \nabla v + \frac{k_{\rm B}T}{q} \cdot \nabla n \right),\tag{6}$$

$$J_{p} = q \cdot \mu_{p} \left( -p \,\nabla v + \frac{k_{\rm B}T}{q} \cdot \nabla p \right),\tag{7}$$

where  $J_{n,p}$  is the carrier current density.  $R_n$ ,  $R_p$  are the net electron-hole pair recombination rate,  $k_B$  is the Boltzmann constant. The electron density is computed from the density of states (DOS), derived by the NEGF formalism. It can be calculated as follows:

$$n = \int_{E_i}^{+\infty} \left[ D_S f\left( E - E_{\rm FS} \right) + D_D f\left( E - E_{\rm FD} \right) \right] dE , \qquad (8)$$

where  $E_i$  is the Fermi level within the nanowire, f(E) – Fermi-Dirac distribution, and  $D_S(D_D)$ ,  $E_{FS}(E_{FD})$  are the densities of states and the Fermi energies of the source (drain), respectively. A similar expression can be applied for holes. The source-drain current can be expressed as:

$$I = \frac{4q}{h} \int T(E) \left[ f\left(E - E_{\rm FS}\right) - f\left(E - E_{\rm FD}\right) \right] dE , \qquad (9)$$

where h is Planck's constant and T(E) is the transmission coefficient calculated using the NEGF formalism [14].

#### 4. Simulation analysis and results

The source and drain extension are homogeneously doped. The channel is assumed to be intrinsic. In this section, we present the results obtained from the simulation that is related to the influence of gate length, nanowire width, oxide thickness, gate dielectric permittivity and drain voltage  $V_{DS}$  on the carrier mobility  $\mu$  behavior.

Fig. 2 illustrates the variation of  $I_{DS}$  as a function of drain voltage for different values of the gate length. Indeed, the mobility decreases when the gate length increases, the highest value is reached for  $L_g = 10$  nm at  $V_{DS} = 0.8$  V, which agrees with Fig. 3 that shows the importance of channel length in NWFET. A higher carrier mobility is achieved by having a shorter channel length. The latter also causes a higher mobility of electrons, which leads to a better performance especially for high speed devices.

Marki R., Zaabat M. Effect of different parameters on the carrier mobility in NWTFET



**Fig. 2.** Carrier mobility *versus* the gate length for different values of  $V_{DS}$ .



Fig. 3. Carrier mobility *versus* the drain-source voltage for different values of the gate length  $L_g$ .



**Fig. 4.** Carrier mobility *versus* the gate length for different values of nanowire width *W*.

On the other hand, we also noticed the carrier mobility  $\mu$  corresponding to the nanowire (W = 6 nm,  $L_g = 10$  nm) is higher than that obtained from the nanowire having (W = 2 nm,  $L_g = 10$  nm) (Fig. 4). The best  $\mu$  performances were observed for the largest widths (see Fig. 5).



**Fig. 5.** Carrier mobility *versus* the drain source voltage for different values of nanowire width *W*.



Fig. 6. Carrier mobility *versus* the gate length for different values of high-k materials, namely: SiO<sub>2</sub>, HfO<sub>2</sub> and ZrO<sub>2</sub>.



**Fig. 7.** Carrier mobility *versus* the drain-source voltage for different values of high-*k* materials, namely: SiO<sub>2</sub>, HfO<sub>2</sub>, ZrO<sub>2</sub>.

Fig. 6 shows the mobility  $\mu$  as a function of the gate length for three different gate oxides having three different dielectric permittivity  $k_{ox}$ . We chose for these three dielectric materials the following *k*-values:  $k_{ZrO2} = 40$ ,  $k_{HfO2} = 22$  and  $k_{SiO2} = 3.9$ . Simulations have shown that the carrier mobility  $\mu$ 

is higher for higher dielectric permittivity and shorter gate length as in Fig. 7 that shows how the carrier mobility increases with the k-value of these dielectrics. The use of a high-k gate dielectric is to overcome the gate leakage due to high direct tunneling of electrons through the oxide and reduce circuit power dissipation.

We have studied the effect of scaling oxide thickness  $t_{ox}$  on the performance of nanowire field effect transistor NWFET. It has been observed that reduction in the oxide thickness causes conductivity. Also, it can be concluded that when the oxide thickness is reduced, the carrier mobility and the current of the device increase (Fig. 8), but the leakage current  $I_{off}$  decreases. It can be considered as improvement over the most emerging carbon nanotubes and conventional MOSFETs, where the leakage current remains constant. It is further concluded that the switching speed of the device increases with reduction in the oxide thickness. Thus, the less oxide thickness is better option for enhancing the performance of NWFET (Fig. 9).



**Fig. 8.** Carrier mobility *versus* the gate length for different values of the oxide thickness  $t_{ox}$ .



**Fig. 9.** Carrier mobility *versus* the drain-source voltage for different values of the oxide thickness  $t_{ox}$ .

#### 5. Conclusions

In this study, we investigated the impact of different parameters on the carrier mobility of NWTFET in the nano-scale regime by using the non-equilibrium Green function (NEGF) formalism. The key settings of nanotransistors: gate length, nanowire width, oxide thickness and gate dielectric permittivity were studied. It has been found that the nanowire width has a direct impact on the transport properties, and the best performances were observed for the largest nanowire width. Also, we have observed a direct effect of the gate oxide thickness and dielectric constant on the carrier mobility characteristics. The mobility was found to be larger for the thinnest oxide layer and highest dielectric permittivity. Finally, the mobility was found to be significantly improved by reducing the gate length.

## References

- Sultan S.M., Ditshego N.J., Gunn R., Ashburn P., and Chong H.M. Effect of atomic layer deposition temperature on the performance of top-down ZnO nanowire transistors. *Nanoscale Res. Lett.* 2014. 9, No 1. Article number 517. https://doi.org/10/1186/1556-276X-9-517.
- Bayraktaroglu B., Leedy K., and Neidhard R. High-frequency ZnO thin-film transistors on Si substrates. 2009. 30, No 9. P. 946–948. https://doi.org/10.1109/LED.2009.2025672.
- Cheng-Liang Hsu, Tsai Tsung-Ying. Fabrication of fully transparent indium-doped ZnO nanowire fieldeffect transistors on ITO/glass substrates. J. *Electrochem. Soc.* 2011. **158**, No 2. P. K20–K23. https://doi.org/10.1149/1.3517078.
- Zhou Yu-Ming, He Yi-Gang, Lu Ai-Xia, and Wan Qing. Simulation of grain boundary effect on characteristics of ZnO thin film transistor by considering the location and orientation of grain boundary. *Chinese Phys. B.* 2009. **18**, No 9. P. 3966– 3969. https://doi.org/10.1088/1674-1056/18/9/057.
- Hossain F., Nishii J. and Takagi S. *et al.* Modeling and simulation of polycrystalline ZnO thin film transistors. *J. Appl. Phys.* 2003. **94**, No 12. P. 7768– 7777. https://doi.org/10.1063/1.1628834.
- Alivisatos A.P. Semiconductor clusters, nanocrystals, and quantum dots. *Science*. 1996. 271, Issue 5251. P. 933–937. https://doi.org/10.1126/science.271.5251.933.
- Tang Z., Kotov N.A. One-dimensional assemblies
- of nanoparticles: Preparation, properties, and promise. *Adv. Mater.* 2005. **17**, No 8. P. 951–962. https://doi.org/10.1002/adma.200401593.
- Lu W., Lieber C.M. Nanoelectronics from the bottom up. *Nat. Mater.* 2007. 6, No 11. P. 841–850. https://doi.org/10.1038/nmat2028.
- 9. http:// www.itrs.net/links/2010itrs.
- Sarker Sh., Islam M.M., Alam N.K., Islam R. Gate dielectric strength dependent performance of CNT MOSFET and CNT TFET: A tight binding study. *Results in Physics*, C. 2016. 6. P. 879–883. https://doi.org/10.1109/ICCITECHN.2016.7860188

- Lee J.H., Koh K., Lee N.I. *et al.* Effects of polysilicon gate on the flatband voltage shift and mobility degradation for ALD-Al<sub>2</sub>O<sub>3</sub> gate dielectric. *IEDM Tech. Dig.* 2000. P. 645–648.
- Jing Guo, Supriyo Datta, Lundstrom M., Anantam M.P. Toward multi-scale modeling of carbon nanotube transistors. *Intern. J. Multiscale Computat. Eng.* 2004. 2, No 2. P. 257–276. https://doi.org/10.1615/IntJMultCompEng.v2.i2.60.
- Koswatta S., Jing Guo, Nikonov D.E. MOSCNT: Code for carbon nanotube transistor simulation. *IEEE IEDM Tech. Digest.* 2006. P. 518.
- Svizhenko A., Anantram M.P., Govindan T.R. *et al.* Two dimensional quantum mechanical modeling of nanotransistors. *J. Appl. Phys.* 2001. **91**. P. 2343– 2355. https://doi.org/10.1063/1.1432117.
- Clifford J.P., John D.L., Castro L.C., Pulfrey D.L. Electrostatics of partially gated carbon nanotube FETs. *IEEE Transactions on Nanotechnology*. 2004. 3. P. 281–286. https://doi.org/10.1109/TNANO.2004.828539.

## Authors and CV



Marki Rebiha, Doctor and Researcher at the Department of Material Sciences, Souk Ahras university, Algeria. He is the author of more 5 publications. The area of scientific interests includes the simulation of semiconductor devices such as MESFET, CNTFET and NWFET.



Zaabat Mourad, Professor at the Department of Material Sciences, Oum El Bouagui University, Algeria. He is the author of more 80 publications. The area of scientific interests includes nanomaterials, semiconductors and simulation of semiconductor devices.