|
Semiconductor Physics, Quantum Electronics & Optoelectronics. 2013. V. 16, N 3. P. 300-309.
References 1. L. Su, J. Jacobs, J. Chung, D. Antoniadis, Deep-submicrometer channel design in silicon-on-insulator (SOI) MOSFET's. IEEE Electron Device Lett. 15(5), p.183-185 (May 1994).https://doi.org/10.1109/55.291592 2. H.-S. Wong, D. Frank, and P. Solomon, Device design considerations for double-gate, ground-plane, and single-gate ultra-thin SOI MOSFETs at the 25 nm channel length. IEDM Techn. Digest, p. 407-410 (December 1998). 3. S. Suzuki, K. Ishii, S. Kanemaru, T. Maeda, T. Tsutsumi, T. Sekiwaga, K. Nagai, and H. Hiroshima, Highly suppressed short-channel effects in ultrathin SOI n-MOSFETs. IEEE Trans. Electron. Dev. 47(2), p. 354-359 (February 2000). https://doi.org/10.1109/16.822280 4. H.K. Lim, and J.G. Fossum, Threshold voltage of thin-film silicon-on-insulator (SOI) MOSFETs. IEEE Trans. Electron. Dev. 30(10), p. 1244-1251 (October 1983). https://doi.org/10.1109/T-ED.1983.21282 5. J.-P. Colinge, Silicon-on-Insulator Technology: Materials to VLSI, 3-rd ed. Boston. MA, Kluwer, 2004. https://doi.org/10.1007/978-1-4419-9106-5 6. S. Cristoloveanu, and S. Li, Electrical Characterization of Silicon-On-Insulator Materials and Devices. Kluwer, 1995. https://doi.org/10.1007/978-1-4615-2245-4 7. I. J. Yang, K. Vieri, A. Chandrakasan, and D.A. Antoniadis, Back gated CMOS on SOIAS for dynamic threshold voltage control. IEDM Techn. Digest, p. 877-879 (December 1995). 8. T. Hiramoto, Low power and low voltage MOSFETs with variable threshold voltage controlled by back-bias. IEICE Trans. Electronics, E83-C(2), p. 161-169 (February 2000). 9. R. Tsuchiya, M. Horiuchi, S. Kimura, M. Yamaoka, T. Kawahara, S. Maegawa, T. Iposhi, Y. Ohji, H. Matsuoka, Silicon on thin BOX: A new paradigm of the MOSFET for low-power and high-performance applications featuring wide-range back-bias control. IEDM Techn. Digest, p. 631-634 (December 2004). 10. A. Ohata, S. Cristoloveanu, A. Vandooren, M. Cassé, and F. Daugé, Coupling effect between the front and back interfaces in thin SOI MOSFETs. Microelectron. Eng. 80(7), p. 245-248 (June 2005). https://doi.org/10.1016/j.mee.2005.04.075 11. T. Poiroux, J. Widiez, J. Lolivier, M. Vinet, M. Cassé, B. Prévitali, S. Deleonibus, New and accurate method for electrical extraction of silicon film thickness on fully-depleted SOI and double-gate transistors. Proc. IEEE Intern. SOI Conf. p. 73-74 (2004). https://doi.org/10.1109/soi.2004.1391561 12. T. Rudenko, V. Kilchytska, J.-P. Raskin, A. Nazarov, and D. Flandre, Special features of the back-gate effects in ultra-thin body SOI MOSFETs. Semiconductor-on-Insulator Materials for Nanoelectronics Applications, ed. by A.N. Nazarov, J.-P. Colinge, F. Balestra, J.-P Raskin, F. Gamiz and V.S. Lysenko. Springer, p. 323-339, 2011. https://doi.org/10.1007/978-3-642-15868-1_18 13. S. Eminente, S. Cristoloveanu, R. Clerc, A. Ohata, and G. Ghibaudo, Ultra-thin fully depleted SOI MOSFETs: special charge properties and coupling effects. Solid-State Electronics, 51(2), p. 239-244 (February 2007). https://doi.org/10.1016/j.sse.2007.01.016 14. F. Andrieu, O. Weber, J. Mazurier et al., Low leakage and low variability Ultra-Thin Body and Buried Oxide (UT2B) SOI technology for 20nm low power CMOS and beyond. Symp. on VLSI Technology, p. 57-58 (2010). https://doi.org/10.1109/vlsit.2010.5556122 15. Schred Simulation Tool. [Online]. Available:http:// nanohub.org 16. F.J. Garcıa Sanchez, A. Ortiz-Conde, J. Muci, Understanding threshold voltage in undoped-body MOSFETs: An appraisal of various criteria. Microelectronics Reliability, 46(5-6), p. 731-742 (2006). https://doi.org/10.1016/j.microrel.2005.07.116 17. D. Flandre, V. Kilchytska, and T. Rudenko, gm/Id method for threshold voltage extraction applicable in advanced MOSFETs with non-linear behavior above threshold. IEEE Electron. Dev. Lett., 31(9), p. 930-932 (September 2010). https://doi.org/10.1109/LED.2010.2055829 18. T. Rudenko, V. Kilchytska, S. Burignat, J.-P. Raskin, F. Andrieu, O. Faynot, Y. Le Tiec, K. Landry, A. Nazarov, V. S. Lysenko, D. Flandre, Experimental study of transconductance and mobility behaviors in ultra-thin SOI MOSFETs with standard and thin buried oxides. Solid State Electronics, 54(2), p. 164-170 (February 2010). https://doi.org/10.1016/j.sse.2009.12.014 19. Y. Omura, S. Horiguchi, M. Tabe, and K. Kishi, Quantum-mechanical effects on the threshold voltage of ultrathin-SOI n MOSFETs. IEEE Electron. Dev. Lett. 14(12), p. 569-571 (December 1993). https://doi.org/10.1109/55.260792 20. K. Uchida, J. Koga, R. Ohba, T. Numata, S.I. Takagi, Experimental evidences of quantum-mechanical effects on low field mobility, gate-channel capacitance, and threshold voltage of ultrathin body SOI MOSFETs. IEDM Techn. Digest, p. 29.4.1-29.4.4 (December 2001). 21. B. Mazhari and D.E. Ioannou, Surface potential at threshold in thin-film SOI MOSFETs. IEEE Trans. Electron Dev. 40(6), p. 1129-1133 (June 1993). https://doi.org/10.1109/16.214739 22. C.K. Park, C.Y. Lee, K. Lee, B.J. Moon, J.H. Byun, M. Shur, A unified current-voltage model for long-channl nMOSFETs. IEEE Trans. Electron Dev. 38(2), p. 399-406 (February 1991). https://doi.org/10.1109/16.69923 23. F. Stern, Self-consistent results for n-type Si inversion layers. Phys. Rev. E, 5(12), p. 4891-4899 (December 1972). https://doi.org/10.1103/PhysRevB.5.4891 |