References

Semiconductor Physics, Quantum Electronics and Optoelectronics, 9 (2) P. 040-044 (2006).
DOI: https://doi.org/10.15407/spqeo9.02.040

References

1. H. Xiao, Introduction to semiconductor manu-facturing technology, Prentice Hall, 2004.

2. M. Quirk and J. Serda, Semiconductor manu-facturing technology, Prentice Hall, 2001.

3. Rosfariza bt. Radzali, Fabrication and charac-terization of a 0.13 micron device, M.Sc. Thesis, University Kebangsaan, Malaysia, 2004.

4. S. Xiong and J. Ding, Impact of parameter variation on future circuit performance, technical report. [Online] Available: http://mechatro2.me.berkeley.edu/ ~jgding/ee241/.

5. C.K. Chen, C.L. Chen, P.M. Gouker, P.W. Wyatt, D.R. Yost, J.A. Burns, V. Suntharalingam, M. Fritze, and C.L. Keast, Fabrication of self-aligned 90 nm fully depleted SOI CMOS SLOTFETs // IEEE Electron Device Lett. 22(7), p. 345-347 (2001). https://doi.org/10.1109/55.930686

6. Y.V. Ponomarev, P.A. Stolk, C.J.J. Dachs, and A.H. Montree, A 0.13 μm poly-SiGe gate CMOS technology for low-voltage mixed signal applications // IEEE Trans. Electron Devices 47 (7), p. 1507-1513 (2000). https://doi.org/10.1109/16.848300

7. H. Koike, H. Ohtsuka, F. Matsuoka, M. Kakumu, and K. Maeguchi, Process simplification in deep submicron CMOS fabrication // IEEE/UCS/SEMI International Symposium Semiconductor Manufacturing, 24-27(1995).

8. D. Parent, E. Basham, Y. Dessouky, S. Gleixner, G. Young, E. Allen, Improvements to a microelectronic design and fabrication course // IEEE Trans. Education 48(3), p. 497-502 (2005). https://doi.org/10.1109/TE.2005.849761