2.
C.H. Choi, K.Y. Nam, Z. Yu, and R.W. Dutton, Impact of gate direct
tunneling current on circuitperformance: A simulation study. IEEE
Trans. Electron Devices, 48, p. 2823-2829 (Dec. 2001). https://doi.org/10.1109/16.974710
3.
F. Rana, S. Tiwari, and D. Buchanan, Selfconsistent modeling of
accumulation layers and tunneling currents through very thin oxides.
Appl. Phys. Lett., 69, p. 1104-1106 (1996). https://doi.org/10.1063/1.117072
4.
S.-H. Lo, D.A. Buchanan, Y. Taur, and W. Wang, Quantum-mechanical
modeling of electron tunneling current from the inversion layer of
ultrathin-oxide nMOSFETs. IEEE Electron Device Lett., 18, p. 209-211
(May 1997). https://doi.org/10.1109/55.568766
5.
W.K. Shih et al., Modeling gate leakage current in nMOS structures due
to tunneling through an ultrathin oxide. Solid State Electron., 42, p.
997-1006 (June 1998). https://doi.org/10.1016/S0038-1101(98)00097-5
6.
K. Roy, S. Mukhopadhyay, and H. MahmoodiMeimand, Leakage current
mechanisms and leakage reduction techniques in deepsubmicrometer CMOS
circuits. Proc. IEEE, 91(2), p. 305-327 (Feb. 2003). https://doi.org/10.1109/JPROC.2002.808156
7.
Y. Ando and T. Itoh, Calculation of transmission tunneling current
across arbitrary potential barriers. J. Appl. Phys., 61(4), p. 1497
(1987). 8. K.F. Schuegraf, C.C. King, and C. Hu, Ultra-thin silicon
dioxide leakage current and scaling limit. Symposium on VLSI Technology
Digest of Technical Papers, p. 18-19 (1992).
9. K.F.
Schuegraf and C. Hu, Hole injection SiO2 breakdown model for very low
voltage lifetime extrapolation. IEEE Trans. on Electron Devices, 41(5),
1994.
10. W.C. Lee and C. Hu, Modeling gate and substrate
currents due to conduction- and valence-band electron and hole
tunneling. Symposium on VLSI Technology Digest of Technical Papers, p.
198 (2000).
11. W.C. Lee and C. Hu, Modeling CMOS
tunneling currents through ultrathin gate oxide due to conduction- and
valence-band electron and hole tunneling. IEEE Trans. Electron Devices,
48(7), (2001).
12. Xin (Ben) Gu, Ten-Lon Chen, Gennady
Gildenblat,, Glenn O. Workman, Surya Veeraraghavan, Shye Shapira, and
Kevin Stiles, A surface potential-based compact model of nMOSFET
13. Steve Shao-Shiun Chung and Tung-Chi Li. IEEE Trans. Electron Devices, 39(3), (1992).
14. ISE TCAD: Synopsys Santaurus Device User Manual, 1995-2005, Synopsys, Mountain View, CA.
15. ISE TCAD: Synopsys Santaurus Device simulator.