Semiconductor Physics, Quantum Electronics & Optoelectronics. 2003. V. 6, N 3. P. 357-364.

PACS:

Error detection and debugging on information in communication system using single electron circuit based binary decision diagram

A.K. Biswas, S.K. Sarkar

Abstract. In digital information error happens in a communication system due to path delay or processing error/delay and can be detected by logical circuit which has been implemented here by binary decision diagrams with single electron movement from root node to leaf node. Binary decision diagrams are the representations of logic functions factored recursively with respect to input variables. Errors in the received information can be detected by the error detection circuit consisting of binary decision diagram circuits. In this technique a maximum errors of four bits can be detected in a received information of 32 bit length. However, by rearranging the received bit patterns it is possible to detect the error(s) in any bit of the received information. Every message signal is transmitted with a tag value. After detecting the error and removing the tag bit(s), the receiver finds out the corrected information.

Keywords: error detector, electron transport, tag value, output interface, tag-position eraser.
Paper received 19.05.03; accepted for publication 16.06.03.

Download full text in PDF  [PDF 435K]

References

Back to Volume 6 N3

This work is licensed under a Creative Commons Attribution-NoDerivatives 4.0 International License.